patch-2.1.16 linux/include/asm-ppc/ppc_machine.h
Next file: linux/include/asm-ppc/processor.h
Previous file: linux/include/asm-ppc/posix_types.h
Back to the patch index
Back to the overall index
- Lines: 31
- Date:
Wed Dec 18 10:54:09 1996
- Orig file:
v2.1.15/linux/include/asm-ppc/ppc_machine.h
- Orig date:
Mon Jul 8 11:27:43 1996
diff -u --recursive --new-file v2.1.15/linux/include/asm-ppc/ppc_machine.h linux/include/asm-ppc/ppc_machine.h
@@ -5,6 +5,9 @@
#ifndef _PPC_MACHINE_H_
#define _PPC_MACHINE_H_
+#define KERNEL_STACK_SIZE (4096) /* usable stack -- not buffers at either end */
+#define KERNEL_STACK_MASK (~(KERNEL_STACK_SIZE-1))
+
/* Bit encodings for Machine State Register (MSR) */
#define MSR_POW (1<<18) /* Enable Power Management */
#define MSR_TGPR (1<<17) /* TLB Update registers in use */
@@ -23,8 +26,8 @@
#define MSR_RI (1<<1) /* Recoverable Exception */
#define MSR_LE (1<<0) /* Little-Endian enable */
-#define MSR_ MSR_FP|MSR_FE0|MSR_FE1|MSR_ME
-#define MSR_USER MSR_|MSR_PR|MSR_EE|MSR_IR|MSR_DR
+#define MSR_ MSR_FE0|MSR_FE1|MSR_ME|MSR_FP
+#define MSR_USER MSR_FE0|MSR_FE1|MSR_ME|MSR_PR|MSR_EE|MSR_IR|MSR_DR
/* Bit encodings for Hardware Implementation Register (HID0) */
#define HID0_EMCP (1<<31) /* Enable Machine Check pin */
@@ -46,5 +49,8 @@
#define HID0_DCI (1<<10) /* Data Cache Invalidate */
#define HID0_SIED (1<<7) /* Serial Instruction Execution [Disable] */
#define HID0_BHTE (1<<2) /* Branch History Table Enable */
-
+
+/* fpscr settings */
+#define FPSCR_FX (1<<31)
+#define FPSCR_FEX (1<<30)
#endif
FUNET's LINUX-ADM group, linux-adm@nic.funet.fi
TCL-scripts by Sam Shen, slshen@lbl.gov